Post Job Free
Sign in

Design Web Developer

Location:
Dayton, OH
Posted:
October 28, 2015

Contact this candidate

Resume:

Mark R. Luedtke

** ****** ****** #*

Dayton, Ohio 45405

937-***-****

acr8zi@r.postjobfree.com

Objective:

To apply my engineering and development skills in a challenging position.

Education:

University of Cincinnati, Cincinnati, Ohio 3.1 out of 4.0 BSEE in 1985

Work History:

12/06 - Present, Market Attorneys, Freelance Writer

Developed web pages and marketing campaigns for several local attorneys and write for the Dayton City Paper.

9/03 - 12/06, Assistant to Jack Harrison, Attorney, Dayton, Ohio

Coordination of private investigators, jury evaluation, trial assistant, legal research, legal runner, and web developer.

Advanced Micro Devices, Austin, Texas from 8/1986 to 5/2001

Title: Member Technical Staff

9/99 - 5/01, Austin Microprocessor directed test lead

Led a team of engineers in writing directed tests for new Athlon then Opteron (Athlon 64) instructions. Focused primarily on new 32 bit SIMD floating point instructions then new 64 bit SIMD floating point instructions. Also expanded many existing tests for new Opteron 64 bit mode. Improved Athlon verification flow and debugged new shell for 64 bit test development

9/98 - 9/99, Athlon silicon validation system development

Set up and automated a validation system that utilized AMD's existing random test generators to run tests on new silicon. The system, written in Perl, generated tests in the UNIX environment and put them in a test pool area. Perl code on target PC systems, synchronized with semaphores, then downloaded the tests, ran them, logged any errors, and sent the tests back to a result area in the UNIX environment. The UNIX system then sorted and logged the results and notified the debug engineers. Also enhanced and supported one TCL based random test generator and debugged results from that system.

11/97 - 8/98, Athlon Emulation lead

Led a team of engineers on the Athlon emulation project. Created an emulation model of Athlon for in-circuit emulation on a QuickTurn System Realizer FPGA system. Coordinated efforts of my team, logic designers, circuit designers and debuggers in this effort. Modeled and verified memory and pad circuitry for logical equivalency. Worked with QuickTurn engineers to fit the design into multiple System Realizer boxes, compile it efficiently, and create a stable platform to run PC software on the system. Debugged numerous bios problems and booted several operating systems in advance of first Athlon silicon.

11/95 - 11/97, Argon/Athlon design and tool development

Design lead for floating point datapath design and verification of original Athlon Floating Point Unit. Did micro-architecture design, high level MMX design, and coordinated verification effort and FPU datapath debug. Integrated Mentor Graphics top-down design and datapath tool into Athlon design flow.

5/94 - 11/95, K5 support, Argon methodology team leader

Led team that brought in new technologies in floorplanning, block, cell, and transistor place and route, verification, timing, and design database applications for the upcoming Argon project. Supported K5 top-level floorplan development.

4/92 - 5/94, 486 project development

Various development tasks for the 486 including pad and JTAG design and verification, fault grading, emulation, floating point design.

2/91 - 4/92, Sonic design

8051 CMOS conversion and integration into cordless telephone chip, address generator design, Receive Signal Strength Indicator unit digital design.

8/86 - 2/91, Microcontroller and Microprocessor design

8051, 80525, 80186, 80286 design, verification, support.

General Dynamics, Fort Worth, Texas from 6/85 to 8/86

F-16 radar simulator design, real time OS emulator, MULTIBUS II computer design for F-16 Simulator.

Texas Instruments, Houston, Texas from 9/81 to 9/84

Co-op program. Product engineer on microprocessor and video chips.

Skills: IC architecture, RTL, logic, circuit, and physical design. IC verification, validation, test, and debug. CAD and methodology.

Tools: Verilog, Mentor Graphics, Cadence, Epic tools, SPICE, Synopsys, Framemaker, GIMP others

Systems: UNIX, Microsoft, Linux, Apollo, DEC, IBM

Languages: HTML, CSS, Perl, JavaScript, C, C++, UNIX tools, others.

Patents:

●5,481,215 - Coherent Multiplexer Controller

●5,515,050 - Apparatus and Method for Asynchronous Successive Approximation

●5,530,597 - Apparatus and Method for Disabling Interrupt Masks in Processors and the Like

●5,978,901 - Floating Point and Multimedia Unit with Data Type Reclassification Capability



Contact this candidate