| Job alert | Jobs 1 - 10 of 20 |
Verification Lead
Mirafra Technologies
–
Noida, Uttar Pradesh, India
... BE/MTECH with 7+ years of experience Languages: Verilog, System Verilog Methodology: UVM (preferred), OVM, VMM. Knowledge of scripting (Perl, C-shell) SVA will be a plus Good general verification experience with good academy results. Must-Have: SoC ... - Jun 03
SoC Verification Engr
NXP Semiconductors
–
Noida, Uttar Pradesh, India
... • Advanced knowledge of Verilog and System Verilog languages. • Knowledge of Power Aware verification (CFF/UPF) methodologies. • High proficiency in Metric Driven Verification concepts, functional and code coverage. • High proficiency in directed ... - May 29
Staff/Sr Staff Design Verification Engineer NOIDA
Renesas Electronics
–
Noida, Uttar Pradesh, India
... Good knowledge of Verilog, System Verilog, C/C++, and Shell. Good knowledge in scripting like Perl, TCL, or Python is a plus Proficiency in Metric Driven Verification concepts, and functional and code coverage. Expertise in directed and constrained ... - Jun 25
Sr/ Staff/Sr Staff Verification IP Engineer
Synopsys Inc
–
Noida, Uttar Pradesh, India
... 3-8 years’ experience in the verification domain Deep protocol insight in NVMe, DDR4/5, DIMMs, HBM2/3 protocol Hands on experience of developing complex protocols verification components with System Verilog, Verilog and OVM/UVM methodology; ... - Jun 25
Senior Verification Engineer
NXP Semiconductors
–
Noida, Uttar Pradesh, India
... · Fluency in design & verification languages such as VHDL, Verilog, C and System Verilog. · Skilled in EDA test regression tools associated to Digital Front End Flow as vManager cadence tools. · Exposure to Low-power design and UPF methodology. · ... - Jun 16
Sr Principal Design Engineer, Digital IP
NXP Semiconductors
–
Noida, Uttar Pradesh, India
... Proficient in digital design and hands-on experience with Verilog/System Verilog RTL coding Firm understanding and hands-on experience on Chip Assembly, IP Integration, RTL signoff tools and CDC/RDC/Lint/Synthesis. Familiarity with Computer ... - Jun 06
Software Defined Radio Engineer
Raphe mPhibr
–
Noida, Uttar Pradesh, India
... Designing in-house IP blocks for our core payload in a hardware description language (verilog, VHDL). Developing test software and drivers to support unit, integration, and system testing of all SDR software functions. Updating or creating linux ... - Jun 18
SoC Verification Engineer, Staff
Synopsys Inc
–
Noida, Uttar Pradesh, India
... Responsible to implement and analyze system Verilog assertion and coverage (code, toggle, functional). Work alongside other members of the verification team to analyze, develop and execute verification test cases and able to provide relevant ... - Jun 18
R&D Engineering, Sr Engineer
Synopsys
–
Sector 25A, Uttar Pradesh, 201301, India
... knowledge HDMI, DP, HDCP, DSC Basics of C, C++ - Should be comfortable with C, C++ Optional or good to have – Emulation/zebu knowledge We can educate emulation if people have knowledge of Protocol and comfortable in writing synthesizable Verilog. ... - Jun 07
R&D Engineering, Staff Engineer
Synopsys
–
Sector 25A, Uttar Pradesh, 201301, India
... Languages: Hands-on experience with System Verilog & Verilog. Should have good knowledge of Object-Oriented Programming(UVM). Languages: Python, TCL, or shell Scripting is plus. Job responsibilities Able to individually contribute to the development ... - Jun 21